Electron trapping behavior at the interface between N, N'-ditridecyl-3,4,9,10-perylene tetracarboxylic diimide (PTCDI-C13) film and thermal SiO 2 was investigated by utilizing ultrathin poly(methyl methacrylate) (PMMA) gate passivation layers. From the capacitance-voltage analysis for the PTCDI-C13/PMMA/SiO 2 interface, it is found that the electron tunneling appeared with PMMA thinner than 0.8 nm, and that the thickness of the gate passivation layer should be at least 1 nm for preventing injection-type hysteresis in the capacitance-voltage curve. The effective electron mobility of organic thin-film transistors (OTFTs) based on PTCDI-C13 with SiO 2 gate insulator was *Manuscript Click here to view linked References 2 increased by suppressing shallow-level interface traps on SiO 2 with the PMMA layer, which can be partially accounted for by the multiple trap and release model. In this work, the thickness and the density of the PMMA layers were precisely controlled with a simple spin-coating process. Even 1.3-nm thick PMMA layer caused the improvements of the electron mobility and the air stability of the n-channel conduction.
Introduction
Electron transport in organic thin film transistors (OTFTs) has been intensely examined for developing high-performance n-channel OTFTs [1] . However, in the usual case, the device characteristics of the n-channel OTFTs still becomes inferior to p-channel devices with respect to carrier mobility and air stability. One of the main reasons for that is electron traps at the interface between an organic semiconductor and a gate insulator. Especially it is well known that silanol (SiOH) groups can work as strong electron attracting species when silicon dioxide (SiO 2 ) was employed as gate insulator [2] [3] [4] [5] . For suppressing the electron traps deriving from SiOH, the surface passivation of polymer dielectrics on SiO 2 is effective, resulting in the enhancement of n-channel conduction in transistors based on various organic semiconductors [3] [4] [5] [6] . In these previous works, the thickness of the passivation layers was more than several tens of nanometer. However, these polymer spacers on gate dielectrics should be as thin as possible because the larger thickness causes the decrease of the gate capacitance. For discussing electron trapping behavior related to transistor characteristics in detail, the surface modification of the gate insulator without changing the gate capacitance is desirable.
Thus far, we have reported the improvement of electron field-effect mobility 4 and air stability of n-channel OTFTs by using spin-coated poly(methyl methacrylate) (PMMA) films as gate spacer on SiO 2 insulators [7] [8] [9] . In this work, the precise control of the thickness and the coverage of PMMA in a nanometer-scale has been achieved, which is in general quite difficult for polymer materials. Then, the relationship between the film properties (the thickness and the coverage) of the PMMA passivation layers and electron accumulation and transport in n-channel OTFTs based on N,N'-ditridecyl-3,4,9,10-perylenetetracarboxylic diimide (PTCDI-C13) [10] was examined by measuring capacitance-voltage curves and transistor current-voltage characteristics. In this study, we chiefly discussed the passivation effects on gate SiO 2 with PMMA thinner than 3 nm. Our technique of fabricating ultrathin PMMA films enabled us not only to improve n-channel transport in OTFTs, but to investigate electron trapping behaviors at the insulator/semiconductor interface in detail.
Sample and experimental
The chemical structures of PMMA and PTCDI-C13 were shown in Fig. 1(a) and (b). PMMA (Mw 120,000, Aldrich) was purified with a precipitation method as described elsewhere [9, 11] . Heavily-doped n-type silicon wafers (< 0.02  cm, size: 1.5 cm × 1.5 cm) with a thermally grown SiO 2 were employed as substrate. The nominal 5 thickness of the SiO 2 layer was 300 nm. After cleaning these wafers by sonication and vapor degreasing with ethanol, ultraviolet (UV) ozone treatment was performed for 15 min. Then, PMMA layers were deposited by spin-coating onto these wafers using PMMA toluene solution at various concentrations. Finally, these PMMA films were baked for 15 min at 393 K. The X-ray reflectivity (XR) for the PMMA films was measured using a Rigaku ATX-G instrument with Cu K  X-rays generated from a Cu rotating anode at 50 kV and 300 mA. The curve-fitting of measured XR profiles was carried out with Rigaku GXRR commercial software to obtain the thickness, the density, and the surface and interface roughness of each component of a multilayered structure. The data fitting process is based on the theory of Parratt [12] . Top-contact configuration of PTCDI-C13 thin-film transistors, as depicted in Fig. 1(c) , was fabricated onto the heavily-doped wafers which worked as gate electrode. PTCDI-C13 (Aldrich) was sublimed twice in advance, and thermally evaporated onto a bare SiO 2 (untreated) and SiO 2 coated with PMMA simultaneously under a pressure of 1.0 × 10 -4 Pa. The thickness of PTCDI-C13 films and the substrate temperature were set to be 30 nm and room temperature (293 K), respectively. Finally, 25-nm thick gold was deposited onto PTCDI-C13 films through a shadow mask to form a pair of source-drain electrodes. The channel length (L) and width (W) were 50 m and 1 mm, respectively.
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The capacitance(C)-gate voltage (V G ) curve of metal-insulator-semiconductor (MIS) structure between source and gate electrodes was measured by an LCR meter (HP4263A, Agilent) with a typical scan rate of 0.1 V/s. The modulation frequency and voltage for the measurements were 100 Hz and 100 mV peak-to-peak, respectively. The C-V G measurements were performed in a vacuum (1.0 × 10 -2 Pa).
Transistor current-voltage characteristics of OTFTs in a vacuum were evaluated, followed by the measurements in air, which were commenced after 10 min where C i is the gate capacitance. Here, the same value of dielectric constant (= 3.9)
was used for both SiO 2 and PMMA as reported elsewhere [13] . The thickness, the density, and the roughness of the PMMA layers prepared for the OTFT fabrication were summarized in Table 1 . In the case of the thickness smaller than 1 nm, the density of the PMMA layer was smaller than the value of bulk PMMA(1.19 g/cm 3 ), suggesting that SiO 2 surface was partially covered with PMMA.
Results and discussion

Characterization of the ultrathin PMMA layers
This coverage became larger with the increase of the PMMA thickness, and finally the full coverage of PMMA on SiO 2 surface was attained for the thickness of 1.3 nm and over. The small surface roughness of the PMMA layer (smaller than 0.5 nm) was common for all the specimens. Thus, ultrathin polymer film with a uniform coverage and a very flat surface could be reproducibly fabricated by spin-coating, despite the fact that the film thickness was comparable to self-assembled monolayers such as silane coupling reagents [14, 15] . The density of the 0.6-nm thick PMMA was 0.72 g/cm 3 (i.e., 8 61 % of the surface coverage). Since the length between CH 3 O and CH 3 groups in a side chain of a single molecular unit of PMMA is smaller than 0.6 nm, it can be considered for the 0.6-nm thick film that the SiO 2 surface was partially covered with small islands of PMMA monolayer.
Electron trapping in the MIS structures between PTCDI-C13 films and SiO 2 insulators with ultrathin PMMA layers
For discussing the trap suppression effect of the PMMA layers, the capacitance(C)-gate voltage(V G ) curve for the MIS structure between source and gate electrodes was measured in a vacuum. As shown in Fig. 3 , typical injection-type hysteresis curves due to electron trapping appeared and the smaller hysteresis with the larger PMMA thickness and coverage was observed. The hysteresis suppression can be mainly attributed to the reduction of electric charges trapped at the semiconductor/insulator interface due to the coverage of SiO 2 with PMMA.
The amount of trap charge (N t ) was determined from the measured C−V G curves using the Berglund method which is applicable to the quasi-static capacitance-voltage data [16] . When the applied gate voltage is varied from V G1 to V G2 , the change in the potential at the semiconductor-insulator interface () is given as where C(V G ) is the measured C-V G curve (per unit area). Using this relation between  and V G, the trap charge due to gate-biasing can be roughly estimated by calculating the area surrounded by the forward (C f (V G )) and reverse (C r (V G )) gate-sweep C−V G curve as follows;
where e was the elementary charge. N t values obtained here contained charges trapped at both the semiconductor-insulator interface and inside the semiconductor films.
However, the film structures in the PTCDI-C13 films such as the surface morphology and the crystal structure were almost identical for all the specimens employed in this study (not shown here), so we assumed that there was almost no difference in trap states inside the semiconductor films.
A plot of N t vs. surface coverage is shown in Fig. 4 . N t was decreased by one order of magnitude by the full-coverage PMMA layer (from 1×10 12 (Region 1) to 1×10 11 cm -2 (Region 4)). The rapid decrease of N t at around 0.7 g/cm 3 (from Region 2 to 3 in Fig. 4) can not be explained only by the increase of the PMMA coverage of the SiO 2 surface, because it can be simply considered that the decrease of the trap charge is proportional to the increase of the coverage. Since the PMMA thickness was 0.6-0.7 nm
in Region 2 and 0.8-1.0 nm in Region 3, electron tunneling through gate spacers should be taken into account. The tunneling effect might be remarkable in Region 2, while the suppression of the electron tunneling effect can assist the rapid reduction of the trapped charges in Region 3. In Region 4 (the PMMA thickness of 1.3-3.1 nm), N t was almost constant at the lowest value (1×10 11 cm -2 ) since all the specimens showed a full coverage of SiO 2 with PMMA. From this C-V analysis, it can be said that the electron tunneling at the semiconductor/insulator interface was prominent when the PMMA became thinner than 0.8 nm, and that the thickness of the gate passivation layer should be at least 1 nm for keeping carrier accumulation/depletion cycles without any hysteresis. 
N-channel conduction of the PTCDI-C13 TFTs with ultrathin PMMA layers
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The relationship between the PMMA density and corresponding electron field-effect mobility in a vacuum (Fig. 5(b) ) showed that the electron mobility can be increased by coating PMMA on the SiO 2 surface. The increase of the mobility can be explained with the multiple trapping and release (MTR) model [17, 18] , where the effective electron mobility ( e ) at temperature T is given by One of the possible reasons for this discrepancy between the MTR model and Fig. 5(b) is that various interface states due to surface species on SiO 2 exist, so that the activation energy (E a ) for each interface state can show a certain distribution with nonuniform activities as electron trap.
In a past study on N,N'-didodecyl-3,4,9 ,10-perylene tetracarboxylic diimide (PTCDI-C12), it was reported that top-contact PTCDI-C12 OTFTs fabricated on both untreated SiO 2 and SiO 2 covered with poly(-methylstyrene) (PS) showed similar field-effect mobility [18] , which is distinct from our present result. Differing from PMMA, each molecular unit of PS has one benzene ring which might capture electrons at the semiconductor/insulator interface. Therefore, PMMA is presumably more suitable for reducing interface electron traps and enhancing the effective mobility.
The air stability of the OTFTs was also improved by using the PMMA gate spacer, while n-channel operation almost disappeared just after the air exposure of the transistor without any polymer layer as seen in Fig. 5(c) . The positive shift of threshold voltage and the decrease of the drain current for the device with a partial coverage of PMMA (0.6-nm thick) proceeded faster than the specimen with a full coverage of PMMA (1.3-nm thick). Since it was reported that the direct water adsorption on SiO 2 surface deteriorates n-channel operation in ambient air [7, 8] , the data in Fig. 5(c) clearly 13 reveal that a uniform passivation layer on the gate insulator is prerequisite for improving the air stability of n-channel OTFTs.
It is worth noting that even 0.6-nm thick PMMA film contributed to the enhancement of the electron transport (Fig. 5(a) and (b) ), and that 1.3-nm thick PMMA caused the similar improvement of air-stable n-channel operation with thicker PMMA spacers (Fig. 5(c) ). This result reflects a very high degree of uniformity of the prepared PMMA ultrathin films over large areas of SiO 2 surface.
Conclusions
The electron trapping behavior at the interface between the PTCDI-C13 film and SiO 2 gate insulator was examined by inserting ultrathin PMMA gate passivation layers with well-controlled thickness and density.
In the C-V G analysis for the MIS structures, electron tunneling through PMMA layer was prominent with the PMMA thinner than 0.8 nm. It was also suggested that the thickness of the gate passivation layer should be at least 1 nm for preventing injection-type hysteresis in carrier accumulation/depletion processes.
Transistor measurements demonstrated that ultrathin PMMA layer with a small surface roughness, which is comparable to self-assembled monolayers, can work as 14 enhancer for n-channel conduction in OTFTs. The effective electron mobility was increased by suppressing shallow-level interface traps with PMMA layer, which can be partially accounted for by the multiple trap and release model. Moreover, complete (full-coverage) passivation on the gate insulator is indispensable for air-stable n-channel operation. 
Figure Captions
Figure5
Thickness(nm) Density(g/cm 3 ) Roughness(nm) 
